|
J.W. Hu, D.S. Liu, C. Zhang, C.X. Li, Design and Hardware Implementation of a STT-MRAM Based SoC Architecture for Smart Card Chip. APCCAS 2018, Oct. 2018.
点击次数：
上一条：J.W. Hu, D.S. Liu, S. Xu, C. Zhang, A Novel Architecture of ECC Coprocessor for STT-MRAM Based Smart Card Chip. ICTA 2018, Dec. 2018.
下一条：Liu Dongsheng, Lin Huan, Zou Xuecheng, Guo Liang, Yao Ke, Liu Zilong. A High Sensitivity Analog Front-end Circuit for Semi-Passive HF RFID Tag Applied to Implantable Devices. IEEE Transactions on Circuits and Systems I-Regular Papers, Vol. 62(8): 1991-2002, Aug 2015. (SCI, IF 2.407)