王超

个人信息Personal Information

研究员(自然科学)   博士生导师   硕士生导师  

性别:男

在职信息:在职

所在单位:光学与电子信息学院

学历:研究生(博士)毕业

学位:工学博士学位

毕业院校:南洋理工大学

学科:微电子学与固体电子学
电路与系统

论文成果

当前位置: 中文主页 >> 科学研究 >> 论文成果

A 1-V to 0.29-V sub-100-pJ/operation Ultra-Low Power Fast-Convergence CORDIC Processor in 0.18-µm CMOS

点击次数:

论文类型:期刊论文

合写作者:C. Wang, J. Luo,J. Zhou

发表刊物:Microelectronics Journal (MEJ), Elsevier 2018

收录刊物:SCI

卷号:76

页面范围:52-62

DOI码:10.1016/j.mejo.2018.04.013

摘要:In this paper, an ultra-low power fast-convergence CORDIC processor is proposed for power-constrained applications. Existing fast-convergence CORDIC methods are reviewed. Effective design techniques are proposed to maximize the energy efficiency of the proposed CORDIC processor from algorithm, architecture, to circuit levels. At the algorithm level, an efficient Pipeline Angle Recoding method is proposed to not only significantly reduce the redundant iterations by more than 50%, but also balance the computation load between the optimum angle selection and elementary angle rotation. At the architecture level, efficient pipeline operation is implemented to achieve near 100% hardware utilization and scaling operation during rotations, by scheduling and balancing the pipeline operations between the optimum angle selection unit and the main CORDIC rotation unit with in-rotation scaling logic. The optimum angle selection enable fast-convergence computation and reduce dynamic energy significantly, while the balanced pipeline operation maximize the hardware utilization and also minimize the leakage energy especially at ultra-low voltages in sub/near-threshold regions. Silicon measurement results show that the proposed CORDIC processor fabricated in 0.18-μm CMOS technology can operate from 1 V down to 0.25 V and achieve ultra-low energy consumption at sub-100 pJ when operating in the near/sub-threshold region from 0.57 V to 0.25 V, which is suitable for middle- and low-data rate power-constrained applications. Compared with the conventional design at 1.8 V, the proposed ultra-low voltage CORDIC processor design achieves a 30× reduction in energy consumption and only consumes 35 pJ per CORDIC operating at the minimum energy point of 30 kHz and 0.29 V, making it very suitable for stringently power-constrained applications including wearable healthcare and remote environmental monitoring applications.

发布期刊链接:https://www.sciencedirect.com/science/article/pii/S002626921730873X