上一条：ReBA: a Hybrid Sparse Reconfigurable Butterfly Accelerator for Solving Partial Differential Equations via Hardware and Algorithm Co-Design

下一条：A Heterogeneous FTJ-Based Computing-in-Memory Architecture for Vision Transformer Acceleration via Hardware and Algorithm Co-Design